

# **CT431**

# XtremeSense® TMR Ultra-Low Noise, <1% Total Error Current Sensor

#### **Features**

- Integrated Contact Current Sensing for Low to Medium Current Ranges:
  - o 0 A to +20 A
  - o -20 A to +20 A
  - o 0 A to +30 A
  - o -30 A to +30 A
  - o 0 A to +50 A
  - o -50 A to +50 A
  - o 0 A to +65 A
  - o -65 A to +65 A
- Integrated Current Carrying Conductor (CCC)
- Linear Analog Output Voltage
- Total Error Output ≤ ±1.0% FS, -40°C to +125°C
- 1 MHz Bandwidth
- Response Time: ~300 ns
- UL/IEC 62387 Certification
  - Rated Isolation Voltage: >5 kV<sub>RMS</sub>
  - Working Voltage for Basic Isolation: >1287 V<sub>RMS</sub>
  - Working Voltage for Reinforced Isolation: >647
     VRMS
- IEC 61000-4-5 Certification
- Low Noise: 9.5 mA<sub>RMS</sub> to 19.0 mA<sub>RMS</sub> @ f<sub>BW</sub> = 100 kHz
- Reference Voltage Output for AC/DC Current Measurements
- VOUT VREF < ±1.0% FS, -40°C to +125°C</li>
- Immunity to Common Mode Fields: -54 dB
- Supply Voltage: 3.0 V to 3.6 V
- Over-Current Detection (OCD™)
  - Out of Range Currents
- AEC-Q100 Grade 1
- 16-Lead SOIC-Wide Package

#### **Applications**

- Solar/Power Inverters
- UPS, SMPS and Telecom Power Supplies
- Battery Management Systems
- Motor Control
- White Goods
- Power Utility Meters
- Over-Current Fault Protection

#### **Product Description**

The CT431 is a high bandwidth and ultra-low noise integrated contact current sensor that uses Crocus Technology's patented XtremeSense® TMR technology to enable high accuracy current measurements for many consumer, enterprise, and industrial applications. It supports eight (8) current ranges where the integrated current carrying conductor (CCC) will handle up to 65 A of current and generates a current measurement as a linear analog output voltage. It achieves a total output error of less than  $\pm 1.0\%$  full-scale (FS) over voltage and the full temperature range.

It has about a 300 ns output response time while the current consumption is about 6.0 mA and is immune to common mode fields. The CT431 has an integrated over-current detection (OCD) circuitry to identify out of range <u>currents</u> (OC<u>D</u>) with the result outputted to the fault-bar (FLT) pin. The FLT is an open drain, active LOW digital signal that is activated by the CT431 to alert, for example a microcontroller that a fault condition has occurred.

The CT431 is offered in an industry standard 16-lead SOIC-Wide package that is "green" and RoHS compliant.

# **Part Ordering Information**

Part Number	Auto Grade	Operating Temperature Range	Current Range	Package	Packing Method
CT431-ESWF20DR	-	-40°C to +85°C			
CT431-HSWF20DR	-	-40°C to +125°C	0 A to +20 A		
CT431-ASWF20DR	Grade 1	-40 C to +125 C			
CT431-ESWF20MR	-	-40°C to +85°C			
CT431-HSWF20MR	-	-40°C to +125°C	-20 A to +20 A		
CT431-ASWF20MR	Grade 1	-40 C to +125 C			
CT431-ESWF30DR	-	-40°C to +85°C			
CT431-HSWF30DR	-	-40°C to +125°C	0 A to +30 A		
CT431-ASWF30DR	Grade 1	-40 C to +125 C			
CT431-ESWF30MR	-	-40°C to +85°C			
CT431-HSWF30MR	-	-40°C to +125°C	-30 A to +30 A		
CT431-ASWF30MR	Grade 1	-40 C to +125 C		16-lead SOIC-Wide 10.21 x 10.31 x 2.54 mm	Tana <sup>9</sup> Daal
CT431-ESWF50DR	-	-40°C to +85°C	0 A to +50 A		Tape & Reel
CT431-HSWF50DR	-	-40°C to +125°C			
CT431-ASWF50DR	Grade 1	-40 C to +125 C			
CT431-ESWF50MR	-	-40°C to +85°C			
CT431-HSWF50MR	-	-40°C to +125°C	-50 A to +50 A		
CT431-ASWF50MR	Grade 1	-40 C to +125 C			
CT431-ESWF65DR	-	-40°C to +85°C			
CT431-HSWF65DR	-	-40°C to +125°C	0 A to +65 A		
CT431-ASWF65DR	Grade 1	-40 C t0 +125 C			
CT431-ESWF65MR	-	-40°C to +85°C	C to +85°C		
CT431-HSWF65MR	-	-40°C to +125°C	-65 A to +65 A		
CT431-ASWF65MR	Grade 1	-40 C t0 +125 C			

# **Evaluation Board Ordering Information**

Part Number	Current Range	Operating Temperature Range
CTD431-20DC	0 A to +20 A	
CTD431-20AC	-20 A to +20 A	
CTD431-30DC	0 A to +30 A	
CTD431-30AC	-30 A to +30 A	-40°C to +125°C
CTD431-50DC	0 A to +50 A	-40 C t0 +125 C
CTD431-50AC	-50 A to +50 A	
CTD431-65DC	0 A to +65 A	
CTD431-65AC	-65 A to +65 A	

# **Block Diagram**




Figure 1. CT431 Functional Block Diagram for 16-lead SOIC-Wide Package

# **Application Diagram**




Figure 2. CT431 Application Block Diagram

**Table 1. Recommended External Components** 

Component	Description	Vendor & Part Number	Parameter	Min.	Тур.	Max.	Unit
Свур	1.0 μF, X5R or Better	Murata GRM155C81A105KA12	C1		1.0		μF
CFILTER	Various, X5R or Better	Murata	C2		Table 2		pF
C <sub>FLT</sub> #	1.0 pF, X5R or Better	Murata GRM0335C1E102JA01	C3		1.0		nF
R <sub>FLT</sub> #	100 kΩ Pull-up Resistor	Various	R1		100		kΩ
Rvref	10 kΩ Resistor	Various	R2		10		kΩ

# **CT431 Pin Configuration**




Figure 3. CT431 Pin-out Diagram for 16-lead SOIC-Wide Package (Top-Down View)

## **Pin Definition**

Pin#	Pin Name	Pin Description
1		
2	IP+	Terminal for primary conductor (positive).
3	" .	reminarior primary conductor (positive).
4		
5		
6	IP-	Terminal for primary conductor (negative).
7	117-	reminarior primary conductor (negative).
8		
9	VREF	Reference voltage output. If not used, then do not connect.
10	GND	Ground.
11	FLT	Active LOW output fault signal (open drain output) to indicate that the following parameters are outside of normal operational bounds:  • Over-Current Detection • UVLO  If not used, then a 1.0 nF capacitor must be connected from the pin to ground.
12	FILTER	Filter pin to improve noise performance by connecting an external capacitor to set the cut-off frequency.  If not used, then do not connect the pin (No Connect).
13	OUT	Analog output voltage that represents the measured current.
14	N/C	No connect.
15	VCC	Supply voltage.
16	N/C	No connect.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the CT431 and may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
Vcc	Supply Voltage		-0.3	6.0	V
V <sub>I/O</sub>	Analog Input/Output Pins	s Maximum Voltage	-0.3	V <sub>CC</sub> + 0.3*	V
I <sub>CCC(MAX)</sub>	Current Carrying Condu	ctor, T <sub>A</sub> = +25°C		70	Α
Vsurge	Dielectric Surge Strength Test Voltage	IEC 61000-4-5: Tested ±5 Pulses at 2/60 seconds, 1.2 μs (rise) and 50 μs (width)	6.0		kV
Isurge	Surge Strength Test Current	Tested ±5 Pulses at 3/60 seconds, 8.0 µs (rise) and 20 µs (width)	3.0		kA
ECD	Electrostatic Discharge	Human Body Model (HBM) per JESD22-A114	±2.0		14/
ESD	Protection Level Charged Device Model (CDM) per JESD22-C101		±0.5		kV
TJ	Junction Temperature		-40	+150	°C
Tstg	Storage Temperature		-65	+155	°C
T∟	Lead Soldering Tempera	ature, 10 Seconds		+260	°C

<sup>\*</sup>The lower of  $V_{CC}$  + 0.3 V or 6.0 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual operation of the CT431. Recommended operating conditions are specified to ensure optimal performance to the specifications. Crocus Technology does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Range	Supply Voltage Range		3.3	3.6	V
Vout	OUT Voltage Range	OUT Voltage Range			Vcc	V
Іоит	OUT Current	OUT Current			±1.0	mA
_	O Table 1	Industrial	-40	+25	+85	°C
TA	Operating Ambient Temperature Extended Industrial		-40	+25	+125	C

# **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout and is determined in accordance to JEDEC standard JESD51 for a four (4) layer 2s2p FR-4 printed circuit board (PCB) with 2 oz. of copper (Cu) for 20 A or 30 A and 4 oz. of copper (Cu) or more for 50 A or 65 A. Special attention must be paid not to exceed junction temperature  $T_{J(MAX)}$  at a given ambient temperature  $T_A$ .

Symbol	Parameter	Min.	Тур.	Max.	Unit
$\theta_{\text{JA\_soicw}}$	Junction-to-Ambient Thermal Resistance, SOICW-16		119	144	°C/W
$\theta \text{Jc\_soicw}$	Junction-to-Case Thermal Resistance, SOICW-16		86	112	°C/W

# **Isolation Ratings**

Symbol	Parameter	Conditions	Rating	Unit
V <sub>ISO</sub>	Rated Isolation Voltage	Agency Tested per IEC 62368* for 60 seconds.  Production Tested at V <sub>ISO</sub> for 1 second per IEC 62368.	5.0	kV <sub>RMS</sub>
	-	Agency Tested per UL1577 for 60 seconds.  Production Tested at V <sub>ISO</sub> for 1 second per UL1577.	5.0	kV <sub>RMS</sub>
Vwopy 100	Working Voltage for Basic	e for Basic Tosted per per IFC 62269*		V <sub>PK</sub>
Vwork_iso	Isolation	Tested per per IEC 62368*	1287	V <sub>RMS</sub>
\/	Working Voltage for	Tested per IEC 62368*	915	V <sub>PK</sub>
Vwork_ri	Reinforced Isolation	Tested per IEC 02300	647	V <sub>RMS</sub>
d <sub>CR</sub>	Creepage Distance	Minimum Distance Along Package Body from IP Pins to I/O Pins	9.21	mm
d <sub>CL</sub>	Clearance Distance	Minimum Distance Through Air from IP Pins to I/O Pins	8.79	mm
d <sub>ISO</sub>	Distance Through Isolation	Minimum Internal Distance Through Isolation	110	μm
CTI	Comparative Tracking Index	Material Group II	400 to 599	V

<sup>\*</sup>IEC 62368 is the succeeding standard to IEC 60950-1 (Edition 2) for isolation testing specifications and as such it will be compliant to the latter standard.

# **Electrical Specifications**

#### **General Parameters**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Power Supplies							
Icc	Supply Current	f <sub>BW</sub> = 1 MHz No load, I <sub>P</sub> = 0 A		6.0	9.0	mA	
l <sub>out</sub>	OUT Maximum Drive Capability	OUT covers 10% to 90% of V <sub>CC</sub> span.	-1.0		+1.0	mA	
C <sub>L_OUT</sub>	OUT Capacitive Load (1)			100	220	pF	
R <sub>L_OUT</sub>	OUT Resistive Load (1)			100		kΩ	
I <sub>VREF</sub>	VREF Maximum Drive Capability		-50		+50	μA	
C <sub>L_VREF</sub>	VREF Capacitive Load (1)				10	pF	
R <sub>L_VREF</sub>	VREF Resistive Load (1)			100		kΩ	
R <sub>FILTER</sub>	Internal Filter Resistance (1)			15		kΩ	
RIP	Primary Conductor Resistance (1)			0.5		mΩ	
PSRR	Power Supply Rejection Ratio (1)			35		dB	
SPSRR	Sensitivity Power Supply Rejection Ratio (1)			35		dB	

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
OPSRR	Offset Power Supply Rejection Ratio (1)			40		dB
Analog Ou	tput (OUT)					•
V <sub>OUT</sub>	OUT Voltage Linear Range	$V_{SIG\_AC} = \pm 1.00 \text{ V}$ $V_{SIG\_DC} = +2.00 \text{ V}$	0.65		2.65	V
Vout_sat	Output High Saturation Voltage	V <sub>OUT</sub> , T <sub>A</sub> = +25°C,	Vcc - 0.30	V <sub>CC</sub> - 0.25		V
CMFRR	Common Mode Field Rejection Ratio (1)			-54 0.5		dB mA/G
Reference	Voltage (VREF)					
V <sub>REF</sub>	Reference Voltage	DC Current (Unipolar) AC Current (Bipolar)		0.65 1.65		V
Fault Outp	ut (FLT)	, ,				1
V <sub>FLT</sub> #_OL	FLT Voltage LOW	I <sub>FLT# OUT</sub> ≤ 20 mA	0		0.5	V
I <sub>LEAK_FLT#</sub>	High Impedance Output Leakage Current	V <sub>FLT#_OH</sub> = V <sub>CC</sub>		5		μА
RPU	FLT Pull-up Resistor			100		kΩ
Timings				1		•
ton	Power-On Time (1)	V <sub>CC</sub> ≥ 2.50 V		100	200	μs
t <sub>RISE</sub>	Rise Time (1)	$I_P = I_{RANGE(MAX)},$		200		ns
tresponse	Response Time (1)	T <sub>A</sub> = +25°C,		300		ns
tDELAY	Propagation Delay (1)	C <sub>L</sub> = 220 pF		250		ns
t <sub>FLT#</sub>	FLT Response Time (1)			250		ns
Protection						
V <sub>UVLO</sub>	Under-Voltage Lockout	Rising Vcc		2.50		V
VUVLO	Olider-Voltage Lockout	Falling V <sub>CC</sub>		2.45		V
Vuv_Hys	UVLO Hysteresis			50		mV
loop u	Over-Current Detection (OCD)	Rising I <sub>P</sub>		1.1 × I <sub>RANGE(MAX)</sub>		_ A
locd_u	for DC Current (Unipolar)	Falling I <sub>P</sub>		0.9 × I <sub>RANGE(MAX)</sub>		
	Over-Current Detection (OCD)	Rising I <sub>P</sub>		±1.1 × IRANGE(MAX)		^
locd_b	for AC Current (Bipolar)	Falling I <sub>P</sub>		±0.9 × I <sub>RANGE(MAX)</sub>		A
locd_HYS	Over-Current Detection Hysteresis			0.2 × Irange(max)		А

<sup>(1)</sup> Guaranteed by design and/or characterization; not tested in production.

### **Electrical Characteristics**




Figure 4. CT431 Supply Current vs. Temperature vs. Supply Voltage




Figure 5. CT431 Startup Waveforms for  $V_{OQ} = 0.65$ 




Figure 6. CT431 Startup Waveforms for  $V_{OQ} = 1.65 \text{ V}$  (AC Current)

# **Electrical Characteristics (continued)**




Figure 7. CT431 Bandwidth with  $C_{FILTER} = 1.0 pF$ 




Figure 8. CT431 Response Time;  $I_P$  = 30  $A_{PK}$  and  $C_L$  = 220 pF (Blue =  $I_{CCC}$ , Red =  $V_{OUT}$ )




Figure 9. CT431 Rise Time;  $I_P$  = 30  $A_{PK}$  and  $C_L$  = 220 pF (Blue =  $I_{CCC}$ , Red =  $V_{OUT}$ )




Figure 10. CT431 Propagation Delay;  $I_P$  = 30  $A_{PK}$  and  $C_L$  = 220 pF (Blue =  $I_{CCC}$ , Red =  $V_{OUT}$ )

# **Electrical Characteristics (continued)**




Figure 11. CT431 OCD enabled at 110% of +50  $A_{\text{DC}}$  and FLT# is LOW




Figure 12. CT431 OCD disabled at 90% of +50  $A_{\text{DC}}$  and FLT# is HIGH




Figure 13. CT431 OCD enabled at +110% of +50  $A_{\mbox{\footnotesize{PK}}}$  and FLT# is LOW



Figure 14. CT431 OCD disabled at +90% of +50  $A_{\text{PK}}$  and FLT# is HIGH

# **Electrical Characteristics (continued)**




Figure 15. CT431 OCD enabled at -110% of -50  $A_{\text{PK}}$  and FLT# is LOW




Figure 16. CT431 OCD disabled at -90% of -50  $A_{\text{PK}}$  and FLT# is HIGH

### CT431-xSWF20DR: 0 A to +20 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
IRANGE	Current Range		0		+20	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	0.645	0.650	0.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_{P} \le I_{RANGE(MAX)}$		100		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		9.5		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$		±0.7	±1.0	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.1		% FS
Esens	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.6		% FS
V	Official Valle are (1)	I <sub>P</sub> = 0 A,		±6.0		mV
V <sub>OFFSET</sub>	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.3		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.0	% FS
V <sub>OUT</sub> - V <sub>REF</sub>	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift				•	
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF20DR**

 $V_{CC} = 3.3 \text{ V}$  and  $T_A = +25^{\circ}\text{C}$  and  $C_{BYP} = 1.0 \,\mu\text{F}$  (unless otherwise specified)




Figure 17. Total Output Error vs. Current vs. Temperature




Figure 18. VOUT – VREF Error vs. Current vs. Temperature




Figure 19. Noise Density vs. Frequency




Figure 20. CT431 Current De-rating Curve for 20 A<sub>DC</sub>

### CT431-xSWF20MR: -20 A to +20 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
IRANGE	Current Range		-20		+20	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	1.645	1.650	1.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_{P} \le I_{RANGE(MAX)}$		50		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		11.0		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error (2)	$I_P = I_{P(MAX)}$		±0.5	±1.0	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.1		% FS
Esens	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.4		% FS
V	Official Valle are (1)	I <sub>P</sub> = 0 A,		±8.3		mV
V <sub>OFFSET</sub>	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.4		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

<sup>(2)</sup> The EOUT (Total Output Error) is not a linear sum of the component errors.

### **Electrical Characteristics for CT431-xSWF20MR**




Figure 21. Total Output Error vs. Current vs. Temperature




Figure 22. VOUT – VREF Error vs. Current vs. Temperature




Figure 23. Noise Density vs. Frequency




Figure 24. CT431 Current De-rating Curve for 20  $A_{PK}$  (14.1  $A_{DC}$ )

### CT431-xSWF30DR: 0 A to +30 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>RANGE</sub>	Current Range		0		+30	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	0.645	0.650	0.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_{P} \le I_{RANGE(MAX)}$		66.7		mV/A
f <sub>BW</sub>	Bandwidth <sup>(1)</sup>	Small Signal = -3 dB C <sub>FILTER</sub> = 5 pF		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25$ °C, $f_{BW} = 100 \text{ kHz}$		10.0		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$		±0.7	±1.0	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ ±0.		±0.1		% FS
E <sub>SENS</sub>	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.6		% FS
V	Offset Voltage (1)	I <sub>P</sub> = 0 A,		±8.9		mV
V <sub>OFFSET</sub>	Oliset Voltage (*)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.4		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40$ °C to +125°C			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					•
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF30DR**




Figure 25. Total Output Error vs. Current vs. Temperature




Figure 26. VOUT – VREF Error vs. Current vs. Temperature




Figure 27. Noise Density vs. Frequency




Figure 28. CT431 Current De-rating Curve for 30 ADC

### CT431-xSWF30MR: -30 A to +30 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>RANGE</sub>	Current Range		-30		+30	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	1.645	1.650	1.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_P \le I_{RANGE(MAX)}$		33.3		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB C <sub>FILTER</sub> = 5 pF		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		12.5		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$		±0.5	±1.0	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.1		% FS
E <sub>SENS</sub>	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.6		% FS
V <sub>OFFSET</sub>	Offset Voltage (1)	I <sub>P</sub> = 0 A,		±5.0		mV
VOFFSET	Oliset Voltage (*)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.2		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF30MR**




Figure 29. Total Output Error vs. Current vs. Temperature




Figure 30. VOUT – VREF Error vs. Current vs. Temperature




Figure 31. Noise Density vs. Frequency




Figure 32. CT431 Current De-rating Curve for 30  $A_{PK}$  (21.2  $A_{DC}$ )

### CT431-xSWF50DR: 0 A to +50 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>RANGE</sub>	Current Range		0		+50	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	0.645	0.650	0.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_P \le I_{RANGE(MAX)}$		40		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		11.0		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$	$=I_{P(MAX)}$ $\pm 1.0$		±1.5	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ ±0.2			% FS	
E <sub>SENS</sub>	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C	T T			% FS
V	Offset Voltage (1)	I <sub>P</sub> = 0 A,		±8.8		mV
V <sub>OFFSET</sub>	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.4		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF50DR**

 $V_{CC} = 3.3 \text{ V}$  and  $T_A = +25^{\circ}\text{C}$  and  $C_{BYP} = 1.0 \,\mu\text{F}$  (unless otherwise specified)




Figure 33. Total Output Error vs. Current vs. Temperature




Figure 34. VOUT – VREF Error vs. Current vs. Temperature




Figure 35. Noise Density vs. Frequency




Figure 36. CT431 Current De-rating Curve for 50 A<sub>DC</sub>

### CT431-xSWF50MR: -50 A to +50 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>RANGE</sub>	Current Range		-50		+50	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	1.645	1.650	1.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_{P} \le I_{RANGE(MAX)}$		20		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
e <sub>N</sub>	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		19.0		mA <sub>RMS</sub>
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$		±0.5	±1.0	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			% FS
E <sub>SENS</sub>	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.5		% FS
V	Offset Voltage (1)	I <sub>P</sub> = 0 A,		±6.0		mV
V <sub>OFFSET</sub>	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.3		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 3.3 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	V <sub>CC</sub> = 3.3 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					
E <sub>TOT_DRIFT</sub>	Total Output Error Lifetime Drift (1)	$I_P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF50MR**




Figure 37. Total Output Error vs. Current vs. Temperature




Figure 38. VOUT – VREF Error vs. Current vs. Temperature




Figure 39. Noise Density vs. Frequency




Figure 40. CT431 Current De-rating Curve for 50  $A_{PK}$  (35.4  $A_{DC}$ )

### CT431-xSWF65DR: 0 A to +65 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
IRANGE	Current Range		0		+65	Α
Voq	Voltage Output Quiescent	$T_A = +25^{\circ}C$ , $I_P = 0$ A	0.645	0.650	0.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_P \le I_{RANGE(MAX)}$		30.8		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
en	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		11.5		mA <sub>RMS</sub>
t <sub>IP(MAX)</sub>	Maximum Time @ I <sub>P(MAX)</sub>					S
OUT Accu	racy Performance					
Eout	Total Output Error	$I_P = I_{P(MAX)}$		±1.0	±1.5	% FS
ELIN	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ ±0.2		±0.2		% FS
Esens	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.3		% FS
	O#= =+ \ / =	I <sub>P</sub> = 0 A,		±2.0		mV
Voffset	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.1		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	Accuracy Performance					
E <sub>OUT-VREF</sub>	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 5.0 \text{ V}$ $T_A = -40$ °C to +125°C			±1.0	% FS
Vout - V <sub>REF</sub>	OUT – VREF Offset Voltage	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = -40°C to +125°C		±5.0		mV
Lifetime D	rift					
ETOT_DRIFT	Total Output Error Lifetime Drift (1)	$P = I_{P(MAX)}$		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF65DR**




Figure 41. Total Output Error vs. Current vs. Temperature




Figure 42. VOUT – VREF Error vs. Current vs. Temperature




Figure 43. Noise Density vs. Frequency




Figure 44. CT431 Current De-rating Curve for 65 ADC

# CT431-xSWF65MR: -65 A to +65 A

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I <sub>RANGE</sub>	Current Range		-65		+65	Α
Voq	Voltage Output Quiescent	T <sub>A</sub> = +25°C, I <sub>P</sub> = 0 A	1.645	1.650	1.655	V
S	Sensitivity	$I_{RANGE(MIN)} \le I_{P} \le I_{RANGE(MAX)}$		15.4		mV/A
f <sub>BW</sub>	Bandwidth (1)	Small Signal = -3 dB		1.0		MHz
en	Noise (1)	$T_A = +25^{\circ}C$ , $f_{BW} = 100 \text{ kHz}$		19.0		mA <sub>RMS</sub>
t <sub>IP(MAX)</sub>	Maximum Time @ I <sub>P(MAX)</sub>					S
OUT Accu	racy Performance					
Еоит	Total Output Error	$I_P = I_{P(MAX)}$		±0.5	±1.0	% FS
E <sub>LIN</sub>	Non-Linearity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.2		% FS
Esens	Sensitivity Error (1)	$I_P = I_{P(MAX)},$ $T_A = -40$ °C to +125°C		±0.2		% FS
\/	Official Valle are (1)	I <sub>P</sub> = 0 A,		±3.0		mV
Voffset	Offset Voltage (1)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.1		% FS
V <sub>OUT</sub> – V <sub>RE</sub>	F Accuracy Performance					
Eout-vref	VOUT – VREF Error	$I_P = I_{P(MAX)}, V_{CC} = 5.0 \text{ V}$ $T_A = -40$ °C to +125°C			±1.0	% FS
Vout - Vref	OUT – VREF Offset Voltage	$V_{CC} = 5.0 \text{ V}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±5.0		mV
Lifetime D	rift					
ETOT_DRIFT	Total Output Error Lifetime Drift (1)	I <sub>P</sub> = I <sub>P(MAX)</sub>		±1.0		% FS

<sup>(1)</sup> Guaranteed by design and characterization; not tested in production.

### **Electrical Characteristics for CT431-xSWF65MR**




Figure 45. Total Output Error vs. Current vs. Temperature




Figure 46. VOUT – VREF Error vs. Current vs. Temperature




Figure 47. Noise Density vs. Frequency




Figure 48. CT431 Current De-rating Curve for 65  $A_{PK}$  (46.0  $A_{DC}$ )

## **Circuit Description**

#### Overview

The CT431 is a very high accuracy contact current sensor with an integrated current carrying conductor (CCC) that handles up to 65 A. It has very high sensitivity and a wide dynamic range with excellent accuracy (very low total output error) across temperature. This current sensor supports eight (8) current ranges:

- 0 A to +20A
- -20 A to +20 A
- 0 A to +30 A
- -30 A to +30 A
- 0 A to +50 A
- -50 A to +50 A
- 0 A to +65 A
- -65 A to +65 A

When current is flowing through the CCC, the XtemeSense TMR sensors inside the chip senses the field which in turn generates differential voltage signals that then goes through the Analog Front-End (AFE) to output a current measurement with less than  $\pm 1.0\%$  Full-Scale (FS) total output error (E<sub>OUT</sub>).

The chip is designed to enable a very fast response time of 300 ns for the current measurement from the OUT pin as the bandwidth for the CT431 is 1.0 MHz. Even with a high bandwidth, the chip consumes a minimal amount of power.

#### **Linear Output Current Measurement**

The CT431 provides a continuous linear analog output voltage which represents the current measurement. The output voltage range of OUT is from 0.65 V to 2.65 V with a  $V_{\text{OQ}}$  of 0.65 V and 1.65 V for unidirectional and bidirectional currents, respectively. Figure 49 illustrates the output voltage range of the OUT pin as a function of the measured current.




Figure 49. Linear Output Voltage Range (OUT) vs. Measured Current (IP)

#### Filter Function (FILTER)

The CT431 has a pin for the FILTER function which will enable it to improve the noise performance by changing the cut-off frequency. The bandwidth of the CT431 is 1.0 MHz however by adding a capacitor to the FILTER pin which will be in series with an internal resistance of approximately 15 k $\Omega$  will set the cut-off frequency to reduce the noise. Table **2** shows the capacitor values required to achieve four (4) cut-off frequencies.

Table 2. R-C Filter Options for FILTER Pin

Cut-off Frequency	C <sub>FILTER</sub> (pF)	Capacitor Part Number
100 kHz	91	GRM0225C1C910JA02
250 kHz	33	GRM0225C1C330JA02
500 kHz	16	GRM0225C1C160JA03
1.0 MHz	5	GRM0225C1C5R0CA03

If the FILTER pin is not used, then it should be left unconnected (No Connect).

#### Voltage Reference Function (VREF)

The CT431 has a reference voltage (VREF) pin that may be used as an output voltage reference for AC or DC current measurements. The VREF pin should be connected to a buffer circuit.

If the VREF is not used, then it should be left unconnected.

### Sensitivity

The Sensitivity (S) is a change in CT431's output in response to a change in 1 A of current flowing through the CCC. It is defined by the product of the magnetic circuit sensitivity (G/A, where 1.0 G = 0.1 mT) and the chip's linear amplifier gain (mV/G). Therefore, the result of this gives a sensitivity unit of mV/A. The CT431 is factory calibrated to optimize the sensitivity for the full scale of the device's dynamic range.

## Total Output Error

The Total Output Error is the difference between the current measured by CT431 and the actual current, relative to the actual current. It is equivalent to the ratio between the difference of the ideal and actual voltage to the ideal sensitivity multiplied by the current flowing through the primary conductor (CCC). The following equation defines the Total Output Error (EOUT) for the CT431:

$$E_{OUT} = \frac{V_{IOUT\_IDEAL}(I_P) - V_{IOUT}(I_P)}{S_{IDEAL}(I_P) \times I_P}$$

The  $E_{\text{OUT}}$  incorporates all sources of error and is a function of the sensed current (I<sub>P</sub>) from CT431. At high current levels, the  $E_{\text{OUT}}$  will be dominated by the sensitivity error whereas at low current, the dominant characteristic is the offset voltage. Figure 50 shows the behavior of  $E_{\text{OUT}}$  versus I<sub>P</sub>. When I<sub>P</sub> goes to 0 from both directions, the curves exhibit asymptotic behavior i.e.  $E_{\text{OUT}}$  approaches infinity.




Figure 50. Total Output Error (E<sub>OUT</sub>) vs. Sensed Current (IP)

The CT431 achieves a total output error ( $E_{OUT}$ ) that is less than  $\pm 1.0\%$  of Full-Scale (FS) over supply voltage and temperature. It is designed with innovative and proprietary TMR sensors and circuit blocks to provide very accurate current measurements regardless of the operating conditions.

## **Sensitivity Error**

The sensitivity error ( $E_{\text{SENS}}$ ) is the sensitivity temperature drift error for unipolar or DC current. It is calculated using the equation below:

$$E_{SENS} = \left(\frac{S_{MEASURED}}{S} - 1\right) \times 100\%$$

For bipolar or AC current, the  $\mathsf{E}_{\mathsf{SENS}}$  is calculated by dividing the equation by 2.

#### Power-On Time (ton)

The Power-On Time ( $t_{ON}$ ) of 100  $\mu s$  is the amount of time required by CT431 to start up, fully power the chip and becoming fully operational from the moment the supply voltage is greater than the UVLO voltage. This time includes the ramp up time and the settling time (within 10% of steady-state voltage) after the power supply has reached the minimum  $V_{CC}$ .

#### Response Time (tresponse)

The Response Time (tresponse) of 300 ns for the CT431 is the time interval between the following terms:

- 1. When the primary current signal reaches 90% of its final value.
- 2. When the chip reaches 90% of its output corresponding to the applied current.




Figure 51. CT431 Response Time Curve

#### Rise Time (trise)

The CT431's rise time,  $t_{RISE}$ , is the time interval of when it reaches 10% and 90% of the full-scale output voltage. The  $t_{RISE}$  of the CT431 is 200 ns.

### Propagation Delay (tdelay)

The Propagation Delay (t<sub>DELAY</sub>) is the time difference between these two events:

- When the primary current reaches 20% of its final value
- 2. When the chip reaches 20% of its output corresponding to the applied current.

The CT431 has a propagation delay of 250 ns.




Figure 52. CT431 Propagation Delay and Rise Time Curve

#### **Over-Current Detection (OCD)**

The Over-Current Detection (OCD) circuitry detects measured current values that are 110% above the maximum current range value of the CT431 for the unipolar (DC current) variant. For the bipolar (AC current) variant of the CT431 it is greater than  $\pm 110\%$  of the maximum current range. This will generate a fault signal via the Fault# Interrupt ( $\overline{FLT}$ ) pin (LOW) to the host system's microcontroller. Once the measured current falls to 90% of the maximum current range for the DC current variant or  $\pm 90\%$  for the AC current version then the fault will be cleared, and the  $\overline{FLT}$  pin will go HIGH.

## **Under-Voltage Lockout (UVLO)**

The Under-Voltage Lock-out protection circuitry of the CT431 is activated when the supply voltage ( $V_{CC}$ ) falls below 2.45 V. The CT431 remains in a low quiescent state until  $V_{CC}$  rises above the UVLO threshold (2.50 V). In this condition where the  $V_{CC}$  is less than 2.45 V and UVLO is triggered, the output from the CT431 is not valid and the FLT pin will go LOW. Once the  $V_{CC}$  rises above 2.50 V then the UVLO is cleared, and the FLT pin will be HIGH.

# Fault# Interrupt (FLT)

The CT431 generates an active LOW digital fault signal via the  $\overline{FLT}$  pin to interrupt the microcontroller to indicate a fault event has been triggered. It is an open drain output and requires a pull-up resistor with a value of 100 k $\Omega$  tied to Vcc and a 1.0 nF capacitor is connected to ground. A fault signal will interrupt the host system for these events:

- OCD
- UVLO

The FLT signal will be asserted LOW whenever one of the above fault events occur. In the case of an UVLO event, the FLT pin will stay LOW until the fault is cleared and then go HIGH.

If the FLT is not used, then a 1.0 nF capacitor must be connected from the pin to ground.

#### **Immunity to Common Mode Fields**

The CT431 is housed in custom plastic package that utilizes a "U-shaped" lead-frame to reduce the common mode fields generated by external stray magnetic fields. With the "U-shaped" lead-frame, the stray fields cancel one another thus reducing electro-magnetic interference (EMI). The CT431 is able to achieve -54 dB of Common Mode Rejection Ratio (CMFRR).

Also, good PCB layout of the CT431 will optimize performance and reduce EMI. Please see the Applications Information section in this data sheet for recommendations on PCB layout.

#### Creepage and Clearance

Two important terms as it relates to isolation provided by the package are: creepage and clearance. Creepage is defined as the shortest distance across the surface of the package from one side the leads to the other side of the leads. The definition for clearance is the shortest distance between the leads of opposite side through the air. Figure 53 illustrates the creepage and clearance for the SOICW-16 package of the CT431.




Figure 53. The Creepage and Clearance for the CT431's SOICW-16 package

# **Applications Information**




Figure 54. CT431 Application Block Diagram

#### **Application**

The CT431 is an integrated contact current sensor that can be used in many applications from measuring current in power supplies to motor control to over-current fault protection. It is a plug-and-play solution in that no calibration is required and it outputs to a microcontroller a simple linear analog output voltage which corresponds to a current measurement value. A second output called FLT# alerts the host system to any fault event that may occur in the CT431. Figure 54 is an application diagram of how CT431 would be implemented in a system. The third output is the VREF which provides the output reference voltage of the CT431.

It is designed to support an operating voltage range of  $3.0\,$  V to  $3.6\,$ V, but it is ideal to use a  $3.3\,$ V power supply where the output tolerance is less than  $\pm 5\%$ .

## **Bypass Capacitor**

A single 1.0  $\mu$ F capacitor is needed for the VCC pin to reduce the noise from the power supply and other circuits. This capacitor should be placed as close as possible to the CT431 to minimize inductance and resistance between the two devices.

#### **Filter Capacitor**

A capacitor may be added to the FILTER pin of the CT431 if there is a requirement to improve the noise

performance. The capacitor will be connected to an internal resistor of 15 k $\Omega$  inside the chip to form a R-C filter. This R-C filter produces a cut-off frequency that will reduce the noise over this lower bandwidth.

If the FILTER pin is not used, then it should not be connected (No Connect).

# **FLT** and VREF Resistors and Capacitors

For the CT431, the FLT# pin is an open drain output. It requires a pull-up resistor value of 100 k $\Omega$  to be connected from the pin to V<sub>CC</sub> and also a 1.0 nF capacitor to be connected from the pin to ground.

In designs where the VREF pin is used, a 10  $k\Omega$  resistor must be connected as close to the pin as possible in series with a load.

If the VREF pin is not needed in the application, then this pin should not be connected and be left floating.

Also, if the FLT# pin function is not required in the application, then a 1.0 nF capacitor must be connected from this pin to ground.

#### Recommended PCB Layout

Since the CT431 can measure up to 65 A of current, special care must be taken in the printed circuit board (PCB) layout of the CT431 and the surrounding circuitry. It is recommended that the CCC pins be connected to as

much copper area as possible. For up to 30 A of current, 2 oz (or heavier) of copper can be used for the PCB traces. It is also recommended that 4 oz. or heavier copper be used for PCB traces when the CT431 is used to measure 50 A and 65 A of current. Additional layers of the PCB should also be used to carry current and be connected using the arrangement of vias.

Figure 55 and Figure 56 show the recommended the PCB layout for the 20 A, 30 A, 50 A and 65 A variants of the CT431. Please note that the traces connected to the IP+ and IP- pins of the CT431 are very wide with multiple vias such that it can handle the high current.




Figure 55. Recommended PCB Layout (Top Layer) for the 20 A to 65 A variants of the CT431.




Figure 56. Recommended PCB Layout (Bottom Layer) for the 20 A to 65 A variants of the CT431.

# **SOICW-16 Package Drawing and Dimensions**





Figure 57. SOICW-16 Package Drawing

Table 3. CT431 SOICW-16 Package Dimensions

Symbol	Dime	nsions in Millimeters	(mm)		
Symbol	Min.	Min. Typ.			
Α	2.44	2.54	2.64		
A1	0.10	0.20	0.30		
A2	2.24	2.34	2.44		
b	0.36	0.41	0.46		
С	0.24	0.25	0.26		
D	10.11	10.21	10.31		
E	7.40	7.50	7.60		
е		1.27 BSC			
Н	10.11	10.31	10.51		
h	0.31	0.51	0.71		
J	0.53	0.63	0.73		
K		7° BSC			
L	0.51	0.76	1.01		
R	0.63				
ZD		0.66 REF			
α	0°	-	8°		

Crocus Technology provides package drawings as a service to customers considering or planning to use Crocus products in their designs. Drawings may change without notice. Please note the revision and date of the data sheet and contact a Crocus Technology representative to verify or obtain the most recent version. The package specifications do not expand the terms of Crocus Technology's worldwide terms and conditions, specifically the warranty therein, which covers Crocus Technology's products.

# **SOICW-16 Tape & Pocket Drawing and Dimensions**



Ao	10.90 +/- 0.1
Во	10.70 +/- 0.1
Ko	3.00 +/- 0.1
F	7.50 +/- 0.1
P <sub>1</sub>	12.00 +/- 0.1
147	10.00 . / 0.7

Measured from centreline of sprocket hole (1) to centreline of pocket.

- Cumulative tolerance of 10 sprocket holes is ± 0.20 . (II)
- Measured from centreline of sprocket hole to centreline of pocket. Other material available.
- Typical SR of form tape Max 10 OHM/SQ

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

Figure 58. SOICW-16 Package Drawing

# **CT431 Tape Pocket Orientation**




Figure 59. SOICW-16 Orientation in Tape Pocket

# **Package Information**

**Table 4. CT431 Package Information** 

Part Number	Package Type	# of Leads	Quantity per Reel	Lead Finish	MSL Rating (2)	Operating Temperature <sup>(3)</sup>	Device Marking <sup>(4)</sup>
CT431-ESWF20DR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF20DR YYWWLL
CT431-HSWF20DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF20DR YYWWLL
CT431-ASWF20DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF20DR YYWWLL
CT431-ESWF20MR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF20MR YYWWLL
CT431-HSWF20MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF20MR YYWWLL
CT431-ASWF20MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF20MR YYWWLL
CT431-ESWF30DR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF30DR YYWWLL
CT431-HSWF30DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF30DR YYWWLL
CT431-ASWF30DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF30DR YYWWLL
CT431-ESWF30MR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF30MR YYWWLL
CT431-HSWF30MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF30MR YYWWLL
CT431-ASWF30MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF30MR YYWWLL
CT431-ESWF50DR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF50DR YYWWLL

Part Number	Package Type	# of Leads	Quantity per Reel	Lead Finish	MSL Rating (2)	Operating Temperature <sup>(3)</sup>	Device Marking <sup>(4)</sup>
CT431-HSWF50DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF50DR YYWWLL
CT431-ASWF50DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF50DR YYWWLL
CT431-ESWF50MR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF50MR YYWWLL
CT431-HSWF50MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF50MR YYWWLL
CT431-ASWF50MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF50MR YYWWLL
CT431-ESWF65DR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF65DR YYWWLL
CT431-HSWF65DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF65DR YYWWLL
CT431-ASWF65DR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF65DR YYWWLL
CT431-ESWF65MR	SOIC-W	16	1,000	Sn	3	-40°C to +85°C	CT431 SWF65MR YYWWLL
CT431-HSWF65MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 SWF65MR YYWWLL
CT431-ASWF65MR	SOIC-W	16	1,000	Sn	3	-40°C to +125°C	CT431 ASWF65MR YYWWLL


<sup>(1)</sup> RoHS is defined as semiconductor products that are compliant to the current EU RoHS requirements. It also will meet the requirement that RoHS substances do not exceed 0.1% by weight in homogeneous materials. Green is defined as the content of Chlorine (Cl), Bromine (Br) and Antimony Trioxide based flame retardants satisfy JS709B low halogen requirements of ≤ 1,000 ppm.

<sup>(2)</sup> MSL Rating = Moisture Sensitivity Level Rating as defined by JEDEC standard classifications.

<sup>(3)</sup> Package will withstand ambient temperature range of -40°C to +125°C and storage temperature range of -65°C to +150°C.

<sup>(4)</sup> Device Marking for CT431 is defined as CT431 SWFxxZR YYWWLL where the first 2 lines = part number, YY = year, WW = work week and LL = lot code.

# **Device Marking**




Row No.	Code	Definition		
3	•	Pin 1 Indicator		
1	CT431	Crocus Part Number		
2	PKG	Package Type		
2	XX	Maximum Current Rating		
2	ZR	Current Range		
3	YY	Calendar Year		
3	WW	Work Week		
3	LL	Lot Code		

Figure 60. CT431 Device Marking for 16-lead Package

Table 5. CT431 Device Marking Definition for 16-lead SOIC-W Package

# **Part Number Ordering Legend**



**Disclaimer:** The contents of this document are provided for informational purposes only. CROCUS TECHNOLOGY, INC. AND CROCUS TECHNOLOGY SA (COLLECTIVELY "CROCUS") MAKE NO REPRESENTATIONS OR WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS HEREIN, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Crocus reserves the right to make changes to the specifications and product descriptions, and/or to discontinue or make changes to its products at any time without notice. Crocus's products have not been designed, tested, or manufactured for use and should not be used in applications where the failure, malfunction or inaccuracy of the Products carries a risk of death or serious bodily injury or damage to tangible property, including, but not limited to, life support systems, nuclear facilities, military, aircraft navigation or communication, emergency systems, harsh environments, or other applications with a similar degree of potential hazard.