IS61C256AL

32K x 8 HIGH-SPEED CMOS STATIC RAM

JANUARY 2020

FEATURES

- · High-speed access time: 10, 12 ns
- CMOS Low Power Operation

 1 mW (typical) CMOS standby
 105 mW (typical) operation
 - 125 mW (typical) operating
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs

FUNCTIONAL BLOCK DIAGRAM

- Single 5V power supply
- Lead-free available


DESCRIPTION

The ISSI IS61C256AL is a very high-speed, low power, 32,768 word by 8-bit static RAMs. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ($\overline{\text{CE}}$) input and an active LOW Output Enable ($\overline{\text{OE}}$) input. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61C256AL is pin compatible with other 32Kx8SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized; b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances


Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774



PIN CONFIGURATION 28-Pin SOJ

A14	1	28 🛛 VDD
A12	2	27 🗌 WE
A7 [3	26 🗌 A13
A6 [4	25 🗌 A8
A5 [5	24 🗌 A9
A4 [6	23 🗌 A11
A3 [7	22 🗌 🖸
A2 [8	21 🗌 A10
A1 [9	20 🗌 🖸
A0 [10	19 🔲 1/07
1/00 □	11	18 🔲 1/06
I/O1 [12	17 🔲 I/O5
I/O2 [13	16 🔲 I/O4
GND	14	15 🔲 I/O3

PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Bidirectional Ports
Vdd	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	–0.5 to +7.0	V	
Тѕтс	Storage Temperature	-65 to +150	C	
Рт	Power Dissipation	1.5	W	
Ιουτ	DC Output Current (LOW)	20	mA	

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	Vdd (V)	
Commercial	0°Cto+70°C	-10	5V ± 5%	
Commercial	0°Cto+70°C	-12	5V ± 10%	
Industrial	-40°Cto+85°C	-12	5V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 mA$		_	0.4	V
Vih	Input HIGH Voltage			2.2	Vdd + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
LI	InputLeakage	$GND \leq Vin \leq Vdd$	Com. Ind.	1 2	1 2	μA
Ilo	Output Leakage	$GND \le VOUT \le VDD$, Outputs Disabled	Com. Ind.	1 2	1 2	μA

Note: 1. VIL = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-10)	-12		
Symbol	Parameter	Test Conditions		Min.	Max.	Min. M	lax. l	Jnit
ICC1	VDD Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.		20	— 2	20	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	—		— 2	25	
lcc2	VDD Dynamic Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.		45	— (35	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_			40	
			typ. ⁽²⁾			25		
ISB1	TTL Standby Current	VDD=Max.,	Com.		1		1	mA
	(TTL Inputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{\overline{CE}} \ge V_{IH}, f = 0$	Ind.	—	_	—	2	
ISB2	CMOS Standby	VDD=Max.,	Com.	_	350	— 3	350	μA
	Current (CMOS Inputs)	$\overline{CE} \ge V$ DD-0.2V,	Ind.	—	_	— 4	50	-
		$\label{eq:Vin} \begin{split} V\text{IN} &\geq V\text{DD} - 0.2V, \text{ or } \\ V\text{IN} &\leq 0.2V, \ f = 0 \end{split}$	typ. ⁽²⁾			200		

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at VDD = 5V, TA = 25°C and not 100% tested.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	10	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0 \text{ V}$.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10 n Min.	ns Max	-	2 ns Max.	Unit
t RC	Read Cycle Time	10	_	12	_	ns
taa	Address Access Time	_	10	_	12	ns
tона	Output Hold Time	2	_	2		ns
tacs	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	6	_	6	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
thzoe ⁽²⁾	OE to High-Z Output	_	5	_	6	ns
tLZCS ⁽²⁾	CE to Low-Z Output	2	_	3		ns
tHZCS ⁽²⁾	CE to High-Z Output	_	5	_	7	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down		10		12	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

AC TEST CONDITIONS


Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
OutputLoad	See Figures 1 and 2

AC TEST LOADS






AC WAVEFORMS READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


		-101	าร	-12	ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tscs	CE to Write End	9	_	10	_	ns
taw	Address Setup Time to Write End	9		10		ns
tна	Address Hold from Write End	0	—	0		ns
t sa	Address Setup Time	0	_	0	_	ns
tpwe1	WE Pulse Width (OE LOW)	9	_	9	_	ns
tpwe2	WE Pulse Width (OE HIGH)	8	_	8	_	ns
tsd	Data Setup to Write End	7	_	7	_	ns
thd	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6		6	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	0		0		ns

Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)^(1,2)



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)

WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
I DR	Data Retention Current	$\label{eq:VDD} \begin{split} V_{DD} = & 2.0V, \overline{CE} \geq V_{DD} - 0.2V \\ V_{IN} \geq V_{DD} - 0.2V, \text{ or } V_{IN} \leq V_{SS} + 0.2V \end{split}$	Com. Ind.	_	50	90 100	μA
t SDR	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	RecoveryTime	See Data Retention Waveform		trc		—	ns

Note:

1. Typical Values are measured at VDD = 5V, TA = 25° C and not 100% tested.


DATA RETENTION WAVEFORM (CE Controlled)




Speed (ns)	Order Part Number	Package
10	IS61C256AL-10JL IS61C256AL-10TL	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free
12	IS61C256AL-12JL IS61C256AL-12TL	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
12	IS61C256AL-12JLI IS61C256AL-12TLI	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ISSI:

IS61C256AL-12JLI IS61C256AL-12TLI-TR IS61C256AL-12JLI-TR IS61C256AL-12TLI